
ELEC50001 EE2 Circuits and Systems


Problem Sheet 4 Solutions

(Counters and Shift Registers - Lecture 9)

1B. $Z = Q2 \cdot Q1 \cdot Q0$. Note that (a) Q2 is always the MSB and (b) we must include the $\sim Q0$ term. Glitches in Z are possible for the transitions $3 \rightarrow 4$ and $7 \rightarrow 0$.



2C. The XOR gate goes high twice per cycle whereas the more complicated circuit only goes high once per cycle. The advantage of the complicated circuit is that it covers a full 360° monotonically.




3B. $Z = B \oplus C + \sim D \bullet E$


Note that since this expression does not involve A, it will be glitch-free/

4C. The output of the first shift-register stage can go metastable if D^{\uparrow} occurs just before the CLOCK \uparrow edge. This will only affect the P output because Z will be low at the time which will force Q low regardless of X.


The average time delay between GO[↑] and Q[↑] will be $2\frac{1}{2}$ clock periods.



5C. The P input of the adder equals 7 when Q is 9, 11, 13 or 15. For all other values of Q it equals 1. Bearing in mind that the adder result is modulo 16 (i.e. 10+7=1), this results in the following state diagram:



6C. We want to make 10 the maximum count rather than 9, so we need to detect when Q3 and Q1 are high. We will now add 7 onto Q in states 10, 11, 14 and 15.



7B.

1+X^3+X^4		X^3+X^4	1+X+X^4		X+X^4
binary	decimal	next LSB	binary	decimal	next LSB
0001	1	0	0001	1	1
0010	2	0	0011	3	1
0100	4	1	0111	7	1
1001	9	1	1111	15	0
0011	3	0	1110	14	1
0110	6	1	1101	13	0
1101	13	0	1010	10	1
1010	10	1	0101	5	1
0101	5	1	1011	11	0
1011	11	1	0110	6	0
0111	7	1	1100	12	1
1111	15	0	1001	9	0
1110	14	0	0010	2	0
1100	12	0	0100	4	0
1000	8	1	1000	8	1

8B. According to table in Lecture 5 slide 17, a 7-bit LFSR primitive polynomial is $1 + X^3 + X^7$.

```
module lfsr_7 (
    clk,
    enable,
    prbs
);
    parameter BIT_SZ = 7;
    input clk, enable;
output [BIT_SZ-1:0] prbs;
    reg [BIT_SZ:1] sreg;
    initial sreg = 7'd1;
    always @ (posedge clk)
        if (enable==1'b1) begin
             sreg[BIT_SZ:2] <= sreg[BIT_SZ-1:1];</pre>
             sreg[1] <= sreg[BIT_SZ] ^ sreg[3];</pre>
             end
    assign prbs = sreg;
endmodule
```

9C. Here is a 1kHz clock with a high pulse of 20ns every microsecond:

clk	e clktick_1us (in, // Clock input to the design			
);	<pre>k // pulse_out goes high for one cycle (n+1) clock cycles // End of port list</pre>			
param	<pre>eter N_BIT = 16;</pre>			
<pre>input clkin; input [N_BIT-1:0] N;</pre>				
	Output Ports t tick;			
// Ou reg [Output Ports Data TypeOutput Ports Data Type tput port can be a storage element (reg) or a wire N_BIT-1:0] count; tick;			
initia	al tick = 1'b0;			
//	Main Body of the module			
	<pre>lways @ (posedge clkin) if (count == 0) begin tick <= 1'b1; count <= TC; end else begin tick <= 1'b0; count <= count - 1'b1; end</pre>			
endmo	dule // End of Module clktick			